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In present day technology, storing and processing of information occur on physically distinct re-
gions of space. Not only does this result in space limitations; it also translates into unwanted delays
in retrieving and processing of relevant information. There is, however, a class of two-terminal
passive circuit elements with memory, memristive, memcapacitive and meminductive systems – col-
lectively called memelements – that perform both information processing and storing of the initial,
intermediate and final computational data on the same physical platform. Importantly, the states of
these memelements adjust to input signals and provide analog capabilities unavailable in standard
circuit elements, resulting in adaptive circuitry, and providing analog massively-parallel computa-
tion. All these features are tantalizingly similar to those encountered in the biological realm, thus
offering new opportunities for biologically-inspired computation. Of particular importance is the
fact that these memelements emerge naturally in nanoscale systems, and are therefore a consequence
and a natural by-product of the continued miniaturization of electronic devices. We will discuss the
various possibilities offered by memcomputing, discuss the criteria that need to be satisfied to real-
ize this paradigm, and provide an example showing the solution of the shortest-path problem and
demonstrate the healing property of the solution path.
PACS numbers:
I. INTRODUCTION
In conventional computers, information is stored in the
volatile–random-access memory (RAM)–and non-volatile
(e.g., hard drives, solid-state drives) memories, and it is
then sequentially processed by a central processing unit
(CPU). Such a mode of operation requires a significant
amount of information transfer to and from the CPU and
the appropriate memories. This necessarily imposes lim-
its on the architecture performance and scalability. For
instance, in the traditional von Neumann architecture the
rate at which data is transferred between the CPU and
the memory units is the true limiting factor of computa-
tional speed – the so-called von Neumann bottleneck1.
A possible way to partially reduce this problem is to
employ parallel computing, in which the program exe-
cution is distributed over several processing cores that,
in many configurations, access a physically close (“local”)
memory at a faster rate than the (“non-local”) memory of
the other processors. However, while several computing
cores are normally combined in modern CPUs, consider-
able scaling on a single workstation is achieved only with
specialized units (e.g., graphic processing units, GPUs)
that have been traditionally used in video games and,
only recently, also in scientific computing2.
A non-incremental change in computing performance
therefore requires a paradigm shift from the traditional
von Neumann architecture (or similar off-springs) to
novel and efficient massively-parallel computing schemes,
likely based on non-traditional electronic devices. Quan-
tum computing has been hailed as one such scheme since
its inception – attributed to Richard Feynman3. The par-
allelism in quantum computing essentially relies on the
ability of a physical system to be in a superposition of
states, thus allowing a massively-parallel solution of spe-
cific problems – such as the integer factorization4 – that
cannot be practically handled by a classical computer.
However, despite much effort in the past two decades, a
practical quantum computer able to outperform a classi-
cal computer even in its most simple operations has yet
to be fabricated. One of the main issues is related to the
non-unitary evolution of quantum states when the system
is in interaction with one or more environments, includ-
ing the environment (apparatus) that has to eventually
“read” the outcome of the computation5,6.
Can we then envision an alternative computing
paradigm such that i) it is intrinsically massively-parallel,
and ii) its information storing and computing units are
physically the same? Our brain seems to fit such a re-
quirement. Even though the full topology of the hu-
man brain is not yet known – the Human Connec-
tome Project has been launched to address precisely this
issue7 – we know that the neurons and their connections
(synapses) store and process information simultaneously,
and their operation is collective and adaptive. Moreover,
the brain’s operation – to a certain extent – is stable with
respect to failure of some amounts of neurons. Therefore,
our brain boasts an embedded self-healing mechanism,
namely, the ability to bypass broken connections with
alternative paths that self-reinforce8.
In order to reproduce such features in electronic cir-
cuits, we would need elements that adapt to the incom-
ing signal and retain information “on demand”. Tra-
ditional transistor-based architectures would indeed fit
these requirements. However, transistors are active
three-terminal devices, and their operation comes at the
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2FIG. 1: (Color online) Symbols of the three memory elements that we consider for memcomputing. Memcapacitive (left),
memristive (center), and meminductive (right) systems.
cost of relatively high power consumption and low den-
sity. While active elements are unlikely to be eliminated
from electronics all-together, it would be desirable to
keep them at a minimum, and instead leave the storing
and processing of information to passive elements, prefer-
ably with dimensions at the nanometer scale, namely
comparable to, or even smaller than their biological coun-
terpart.
In this work we introduce the concept of
memcomputing–computing using memory circuit
elements (memelements)9–which indeed satisfies require-
ments i) and ii), and does not rely on active elements as
main tools of operation. Memelements are two-terminal
electronic devices whose resistance, capacitance or
inductance keeps track of the system’s past dynamics.
They arise naturally at the nanoscale due to the delayed
response of electrons and ions in condensed matter
systems subject to external time-dependent fields9.
Their general definition is quite straightforward: an n-th
order u-controlled memory circuit element is defined by
the set of equations9
y(t) = g (x, u, t)u(t) (1)
x˙ = f (x, u, t) (2)
where f is a continuous n-dimensional vector function
of internal state variables (e.g., spin polarization, ion
dopants position, etc.10), u(t) is the input (voltage,
charge, current, or flux), and y(t) the output (the com-
plementary constitutive variable of the voltage, charge,
current, or flux). The following relations (including inter-
changes of u(t) and y(t) in each pair) then define the three
different classes of elements (their symbols are shown in
Fig. ??)
u(t) = current
y(t) = voltage
}
→ Memristive , (3)
u(t) = charge
y(t) = voltage
}
→ Memcapacitive , (4)
u(t) = current
y(t) = voltage
}
→ Meminductive . (5)
In what follows, under massively-parallel processors we
understand arrays of memelements combined with tradi-
tional circuit components. In these structures, the infor-
mation processing and storage are realized on the same
platform. The computation is realized as the evolution
of the system connected to external voltage (or current)
sources. The collective circuit dynamics then results in
an unprecedented increase11 in computational power as
we demonstrate below by applying memcomputing archi-
tectures to certain graph-theory optimization problems.
Massively-parallel analog and digital computing archi-
tectures based on memelements can be designed in sev-
eral different ways using a variety of physical systems
with memory10. All of them, however, have to satisfy
general fundamental criteria in order for this paradigm
to be of value. We then formulate the six most impor-
tant criteria for memcomputing. These criteria should
be used as a guideline for the rational design of comput-
ing architectures. Based on these criteria, we design a
memristive processor and consider certain features of its
collective dynamics.
Arguably, one of the most interesting aspects of its
dynamics is self-reinforcement. This feature shares a
striking similarity to the collective behavior of certain
biological organisms, such as ant colonies12. Therefore,
the massively-parallel analog processors we discuss are
ideally suited for the hardware realization of a family of
related “ant-search” optimization algorithms. As an illus-
tration, we consider in this paper only the solution of the
shortest path problem–an important problem for several
technological applications (e.g., transportation)–as well
as demonstrate the healing property of the solution path.
We will then conclude this paper with considerations on
future directions.
II. MEMCOMPUTING CRITERIA
We now formulate a few basic criteria that are both
necessary and/or desirable for the implementation of
computing with memory. Some of them are similar to
those introduced by DiVincenzo in the field of quan-
tum computation13, which in turn are indeed similar to
3those required by any computing paradigm. Others are
specific to memcomputing. As briefly mentioned above,
both memcomputing and quantum computation rely on
massive parallelism of information processing. The ba-
sic mechanisms of the massive parallelism, however, are
quite different. While quantum computing relies on the
superposition of states, memcomputing utilizes the col-
lective dynamics of a large number of (essentially classi-
cal) systems. Its specific criteria are then as follows.
1. Scalable massively-parallel architecture with com-
bined information processing and storage
Fundamentally, memcomputing is performed by an
electronic circuit containing a collection of memelements
(memristive, memcapacitive or meminductive systems or
their combinations) that simultaneously allow for infor-
mation processing and storage. By definition, memele-
ments store information in analog form in their response
characteristics (in addition to the ability of memcapac-
itive and meminductive systems to store information in
the electric and magnetic field energies, respectively). It
is expected that all, or at least a large number of memele-
ments are involved in the parallel computation. This is
the basis of the potential advantage of memcomputing
over the traditional sequential one.
Combined information processing and storage is a use-
ful feature of memelements. It simplifies the hardware
design reducing the amount of components needed to re-
alize computing functions. In this way, it becomes pos-
sible to achieve higher integration densities as well as
more complex connectivities. Clearly, both factors im-
prove the hardware functionality. For example, such a
feature has been recently employed in memristive binary
logic circuits, where the same memristive devices serve
simultaneously as a gate and latch14–17, or in memris-
tive networks solving a maze problem11. Moreover, it
has been shown that the performance of logic circuits
improves if several types of memelements are combined
together17. This fact should also be taken into account
in memcomputing architecture design.
2. Sufficiently long information storage times
Next, let us consider requirements that should be
imposed on individual memelements. First of all,
they should provide sufficiently long information stor-
age times. At least, much longer than the calculation
time. Ideally, one would use memelements with non-
volatile memory storage capabilities, such as, emergent
non-volatile memory cells10,18–22. It is important that
many of these elements are realized at the nanoscale, and
thus many of these can be incorporated on a single chip.
Additionally, it is desirable to use memelements with
low power consumption and short read/write times.
Emergent non-volatile memory cells satisfy these require-
ments and thus are ideal candidates for memcomput-
ing architectures. For example23, CMOS compatible
nanoionic resistive switches based on amorphous-Si of-
fer promising switching characteristics in terms of write
speed (<10 ns), endurance (>105 cycles), retention (∼7
years), and scaling potential (<30 nm). Asymmetric
high-endurance Ta2O5−x/TaO2−x bilayer structures sus-
tain up to 1012 write cycles24. Finally, the energy to
write a bit of information into a nanoionic cell can be as
small as 5 · 10−14J,25, which represents a major energy
saving.
3. The ability to initialize memory states
Memelements should be initialized before the compu-
tation begins – the initialization could be provided au-
tomatically in the case of volatile memelements, and
may not be needed for memelements storing intermedi-
ate/final values of parameters. In any case, the comput-
ing device should provide a mechanism for initialization
of relevant memelements. This is expected to be an easy
task because, typically, memdevice response functions
change between two limiting values. For instance, in the
case of the most studied bipolar memristive devices, the
application of a high amplitude pulse of a given polarity
for a sufficiently long time interval guarantees the device
switches into one of its limiting states (depending on the
pulse polarity).
4. Mechanism(s) of collective dynamics, strong "mem-
ory content"
The device architecture should provide a mechanism of
collective dynamics in which the evolution of a memde-
vice state depends on the states of several/all other de-
vices. For example, in the case of memristive logic, volt-
ages applied to a couple of memristive devices change the
state of one of these depending on the state of the sec-
ond one. In order to obtain a reliable switching, we also
require a strong "memory content": the device character-
istics in its limiting states should be sufficiently different
to provide a significant influence on other memelements.
5. The ability to read the final result (from relevant
memelements)
Once the computation is performed, the read out of the
information needs to be done (preferably) without mod-
ifying the states of the single memelements. This can
be accomplished if we choose a reading input u(t) such
that the device state (described by the state equation 2)
stays constant or varies little. Generally, it is not a prob-
lem in a system based on memelements with threshold10.
This can also be done with threshold-less devices, how-
ever by appropriately tailoring the reading input u(t) to
minimize the state change.
6. Robustness against small imperfections and noise
Insensitivity to small imperfections of computer com-
ponents or small "damages" of the architecture should
be an essential feature of (most) memcomputing archi-
tectures. Indeed, small imperfections are always intro-
duced during the fabrication of each element and are
therefore unavoidable. The computer architecture should
be thus robust with respect to such imperfections. "Dam-
ages" are more serious deviations from the ideal comput-
ing structure that can be introduced during the fabrica-
4FIG. 2: Memristive processor consisting of a network of
memristive elements in which each grid point is attached to
several basic units. Each basic unit involves two memris-
tive devices connected symmetrically (in-parallel) and two
switches (field-effect transistors). The switches provide access
to individual memristive devices, while in-parallel connection
symmetrizes the response of bipolar memristive elements.
tion and/or use of the computing device. In the human
brain, for example, although multiple neurons die each
day, the overall brain functionality is not influenced for
many years. Likewise, it is reasonable to require that
the operation of memelements networks is not sensitive
to relatively small "damages".
III. MEMCOMPUTING SCHEMES
There are several schemes that have been recently
suggested that satisfy all or some of the above crite-
ria. These schemes include neuromorphic computing
with memristive synapses17,26–31, massively-parallel com-
puting with memristive networks11, logic with mem-
ory circuit elements14,16,17,32, and memristive cellular
automata33. For instance, in the work of Ref. 11 a
memristive network has been used to solve a popular
optimization problem, namely the maze problem. Cri-
terion 1 is fully satisfied by that network: the solution
of the maze is done in an analog massively-parallel fash-
ion, and it is locally stored in the system for essentially
an unlimited time (criterion 2). The network can also
be initialized easily as explained in Ref. 11, thus satisfy-
ing criterion 3. The dynamics of the system is collective,
and the difference between the low-resistance state and
the high-resistance state was chosen in order to easily
perturb all memelements in the system (criterion 4). Al-
though not explicitly discussed in that work, criterion 5
can be easily accomplished with an appropriate choice of
memelements. Finally, criterion 6 was naturally built in
the problem: any change of topology of the network–and
consequent emergence of new maze solution(s)–could be
handled effortlessly. Similar considerations would apply
to the other schemes proposed in the literature.
We note at this point that although they are not ex-
tensively studied yet, memcapacitors and meminductors9
can also be used in the above memcomputing schemes by
replacing memristors, albeit in a modified form. Since
memcapacitors and meminductors may in principle be
constructed to consume little or virtually no energy, their
use in memcomputing is potentially energetically more
efficient than the use of memristors. An important mile-
stone in this field would be the demonstration of a mem-
computing device with computing capabilities and power
consumption comparable to (or better than) those of the
human brain.
IV. APPLICATION OF MEMRISTIVE
NETWORKS TO THE SHORTEST-PATH
PROBLEM
We now provide an explicit example of computing with
memelements – specifically with memristive networks – in
order to exemplify even further the criteria given above,
and the possibilities offered by this paradigm. Details of
the specific memristive systems used and the simulation
details can be found in the Methods section. The mem-
ristive network (processor) consists of a square array of
grid points connected by basic units involving two bipo-
lar memristive elements and two switches (see Fig. 2).
Although not strictly necessary, in this example we have
chosen the design of each basic unit to be symmetric so as
to conveniently provide independency of the circuit op-
eration on the sign of the applied voltage. The switches
are introduced for two functions: i) to provide indepen-
dent access to each individual memristive device, and ii)
to define the network topology, if needed (see Ref. 11 for
an example). Thus, the architecture of Fig. 2 provides
access to each individual memristive device for the pur-
pose of initialization and reading of the calculation result.
The calculation consists in the evolution of the network
state–defined as the collection of states of all memristive
devices–when an appropriate pulse sequence is applied to
a sub-set of grid points.
In order to demonstrate the main principles of mem-
computing, let us consider the solution of the shortest-
path problem along a symmetry direction of the mem-
ristive processor36 Specifically, we would like to find the
shortest path between two pre-selected nodes (shown by
red arrows in Fig. 3 (a) or (b)) in the network. The
algorithm used for this calculation is the following:
Initialization stage: all memristive devices are pre-
initialized into the "OFF" (high-resistance) state.
Calculation stage: a voltage pulse of a suitable ampli-
tude and duration is applied to the pair of pre-selected
nodes.
Calculation reading: the shortest path is given by
a sub-set of basic units in their "ON" (low-resistance)
state.37
Fig. 3(a) shows the initial state of the network when
all memristive devices are in their "OFF" states. At the
initial moment of time t = 0, a single constant amplitude
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FIG. 3: (Color online). Solution of the shortest path problem for the pair of nodes indicated by red arrows in (a) and (b) in a
an 11×11 memristive network. (a) Initial and (b) final states of the memristive network. Here, the memristance of each basic
unit (involving two memristive devices) is represented by a color. Distributions of electron current corresponding to (a) and
(b) are shown in (c) and (d), respectively. See Methods for details of all calculations.
voltage pulse is applied to the input/output nodes shown
by red arrows in Fig. 3(a). The final state of the memris-
tive network (the calculation result) is presented in Fig.
3(b). Clearly, two pre-selected nodes are connected by a
chain of memristive devices in the "ON" state giving the
shortest path problem solution. Note that Fig. 3(a), (b)
depict the memristance of each basic unit consisting of
two memristive devices.
Let us now consider the network evolution–the dynam-
ics of the calculation stage–in more details. First of all,
we would like to mention a similarity between the process
of computing as performed by the memristive processor
and the ant-colony optimization algorithm12,34. The lat-
ter is an adaptable algorithm inspired by the observa-
tion that ants, upon finding food, mark their trails by
pheromones thus attracting other ants in order to rein-
force the trail closest to their nest. A similar type of
reinforcement is observed in the memristive network dy-
namics. Fig. 3(c) shows the current distribution in the
network at the initial moment of time when all the mem-
ristive devices are in the "OFF" state. In this case, the
current flows in multiple paths. However, since the rate
of memristance change is proportional to the current, the
memristance of the least resistive path will decrease faster
“attracting” more and more current. Therefore, the cur-
rent flowing through the least resistive path will reinforce
this path, similarly to the trail reinforcement of the ant
colony, see Fig. 3(d).
Moreover, it is interesting to note that the problem
solution develops gradually, starting from both the pre-
selected nodes. This is clearly seen in Fig. 4(a) that
presents the rate of change of the memristances along
the solution path as a function of time.
In order to quantify the system evolution even fur-
ther, we define a network entropy with respect to mem-
ristances, or equivalently currents in the network. For
example, by considering currents through a vertical cross
section of the network at its center, we can define the
network entropy as (note that in the absence of capaci-
tive components the total current is independent of the
choice of this cross section at any given time, provided
such cross section crosses the shortest path solution and
spans the far upper and lower ends of the network with-
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FIG. 4: (a) Dynamics of resistance switching within the
calculation stage corresponding to the shortest-path problem
solution presented in Fig. 3. This plot shows that the solu-
tion emerges from both sides and propagates to the center.
(b) Network entropy as a function of time from Eq. (6) for
networks of different memory content. A slight increase of the
entropy for the RMoff/R
M
on = 10 curve at the time of about 0.4
(arb. units) is due to a delayed switching of four vertical units
directly connected to the input/output nodes.
out self-intersecting)
σ(t) = −
N∑
i=1
I˜ij(t)ln
(
I˜ij(t)
)
, (6)
where N is the number of basic units connected in the
horizontal direction, j is the index of the row of horizontal
basic units crossed by the cross-section, I˜ij = Iij/Itot is
the normalized current through a horizontally connected
basic unit, and Itot =
∑N
i=1 Iij . Fig. 4(b) demonstrates
(with N = 11 and j = 5) that the network entropy de-
creases in time as the computation proceeds. In statisti-
cal physics, the entropy is related to the number of states
available to the system. Here, its decrease can be thus in-
terpreted as due to the decrease in the number of paths
available for the current, with a more pronounced de-
crease the larger the memory content in the system (as
represented by the ratio Roff/Ron).
In order to prove this last statement, we perform a
calculation similar to that presented in Fig. 3 assum-
ing, however, a much smaller difference between RMon and
RMoff of each memristive device (R
M
off/R
M
on = 1.25 com-
pared to RMoff/R
M
on = 20 used in the previous calcula-
tion). Fig. 5 demonstrates that now the solution of the
shortest path problem can not be found exactly at the
given bias. In fact, in addition to the switching of mem-
ristive devices directly connecting the input and output
nodes, many other memristive devices are also switched
into the "ON" state (see Fig. 5). This example demon-
strates the importance of the strong "memory content"
requirement (criterion 4).
In order to analyze criterion 6 in more detail, let us
now damage the shortest-path problem solution shown
in Fig. 3(a) by removing three grid points in the central
part of the network as shown in Fig. 6(a). We note
that the memristive network has a remarkable ability to
repair damaged solutions – the healing ability we have
mentioned above. Indeed, this property is close to the
self-healing ability that can be ascribed to systems or
processes, which by nature or by design tend to correct
any disturbances.
The healing of the damaged solution is performed by
applying a single pulse of a certain amplitude and du-
ration to the input and output nodes. The result pre-
sented in Fig. 6(b) shows that a new path connecting
two pieces of the initial shortest-path solution develops
below the damaged region. The three missing grid points
have been removed intentionally in an asymmetric fash-
ion in order to show that the healing occurs along the
shortest possible path around the damaged region. It is
easy to understand the origin of this healing process: as
soon as we switch on the pulse between the input and the
output nodes, the current will flow through all possible
paths. However, the shortest one is again the one that is
mostly affected, and thus reinforced during dynamics.
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FIG. 5: (Color online). Solution of the shortest path problem
by a network of low memory content, RMoff/R
M
on = 1.25.
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FIG. 6: (Color online). Healing (b) of a damaged (a) solu-
tion. To heal the solution damage in (a), a single square pulse
of appropriate width and duration is applied to the input and
output nodes shown by the red arrows in (b).
The stability of the shortest path problem solution to
small imperfections of the system (e.g., finite width dis-
tributions of threshold current, limiting values of mem-
ristance, etc.) is evident, and therefore does not deserve
a closer inspection.
V. CONCLUSION
In conclusion, we have discussed the concept of mem-
computing: storing and processing of information on the
same physical platform. In particular, we have outlined
the main criteria that need to be satisfied in order to re-
alize such a paradigm and analyzed a specific example to
show the healing properties of the solution. Unlike other
promising but more speculative proposals, like quantum
computing, memcomputing is already a practical reality,
at least in regard to some applications, such as digital
logic. It bypasses several of the bottlenecks of present-
day computing architectures and its constitutive units –
memristors, memcapacitors, and meminductors – are al-
ready widely available. Indeed, these elements emerge
quite naturally with increasing miniaturization of elec-
tronic devices. The computational possibilities offered by
this paradigm are varied, and due to its tantalizing sim-
ilarities both with some features of the brain as well as
with the collective properties of colonies of living organ-
isms, it promises to open new directions in neuromorphic
architectures and biological studies.
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Methods
The numerical results presented in this paper have
been obtained for a network of current-controlled bipo-
lar memristive devices with threshold. Each memristive
device is described by
VM = R (x) IM , (7)
and
dx
dt
=
{
0 for |IM | < It (8)
sgn (IM ) γ (|IM | − It) for |IM | ≥ It (9)
where VM and IM = q˙(t) denote the (time-dependent)
voltage and current across the device, respectively;
R(x) ≡ x is the memristance that changes between two
limiting values RMon and RMoff ; x is the internal state vari-
able; γ is a constant describing the rate of change of mem-
ristance when the magnitude of the electric current IM
exceeds the threshold current It; and sgn is the sign func-
tion. We note that a current-controlled threshold-type
memristive device model was used to describe switching
in bipolar memristive devices35. Moreover, many mod-
els of voltage-controlled memristive devices can be easily
reformulated in the current-controlled form10.
All numerical results were obtained for an 11×11
memristive network using in all calculations the follow-
ing model parameters: RMoff = 200 Ohms, Rij(t =
0) = RMoff , γ = 10
6Ohms/(s·A), It = 10mA. Figs.
3, 4(a) and 6 are obtained with RMon = 10 Ohms and
V = 6V of applied voltage; Fig. 4(b) is found using
V = 6, 6.75, 10, 15.25V for RMoff/R
M
on = 20, 10, 4, 1.25
curves, respectively; Fig. 5 is plotted with RMon = 160
Ohms and V = 15.25V. Note that RMon and RMoff are
related to individual memristive devices, while Ron and
Roff (used in Figs. 3, 5 and 6) represent limiting val-
ues of memristance of the basic unit. While the "OFF"
state of the basic unit is attained when both memristive
devices are in their "OFF" states, the "ON" state of the
basic unit corresponds to the "ON", "OFF" combination
of single device states. In our simulations, at each time
8step, the potential at all grid points is found as a solu-
tion of Kirchhoff’s current law equations obtained using
a sparse matrix technique. The corresponding change in
the memristive states was computed using Eq. (9). The
width of the voltage pulse is selected sufficiently long to
reach the steady state in each calculation.
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